

 **PORTAL**
US Patent & Trademark Office

Subscribe (Full Service) Register (Limited Service, Free) [Login](#)

Search: The ACM Digital Library The Guide

 [Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Terms used [prefetch program counter](#)

Found 14,132 of 150,885

Sort results by relevance Save results to a Binder
 Search Tips
 Display results expanded form Open results in a new window

[Try an Advanced Search](#)
[Try this search in The ACM Guide](#)

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale **1 Prefetching in supercomputer instruction caches**

J. E. Smith, W.-C. Hsu

December 1992 **Proceedings of the 1992 ACM/IEEE conference on Supercomputing**Full text available:  [pdf\(1.05 MB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)**2 Architectural and compiler support for effective instruction prefetching: a cooperative approach**February 2001 **ACM Transactions on Computer Systems (TOCS)**, Volume 19 Issue 1Full text available:  [pdf\(432.96 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

Instruction cache miss latency is becoming an increasingly important performance bottleneck, especially for commercial applications. Although instruction prefetching is an attractive technique for tolerating this latency, we find that existing prefetching schemes are insufficient for modern superscalar processors, since they fail to issue prefetches early enough (particularly for nonsequential accesses). To overcome these limitations, we propose a new instruction prefetching technique where ...

Keywords: compiler optimization, instruction prefetching

3 Adaptive data prefetching using cache information

Ando Ki, Alan E. Knowles

July 1997 **Proceedings of the 11th international conference on Supercomputing**Full text available:  [pdf\(1.89 MB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)**4 Multithreading I: Pointer cache assisted prefetching**

Jamison Collins, Suleyman Sair, Brad Calder, Dean M. Tullsen

November 2002 **Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture**Full text available:   [pdf\(1.21 MB\)](#) [Publisher Site](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

 **PORTAL**
US Patent & Trademark Office

Subscribe (Full Service) Register (Limited Service, Free) Login
 Search: The ACM Digital Library The Guide
 speculative prefetching

 Feedback Report a problem Satisfaction survey

Terms used speculative prefetching

Found 3,032 of 150,885

Sort results by relevance
 Save results to a Binder
 Display results expanded form
 Search Tips
 Open results in a new window.

Try an Advanced Search
 Try this search in The ACM Guide

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

Best 200 shown

Relevance scale **1 Speculative prefetching**

Y. Jégou, O. Temam

August 1993 **Proceedings of the 7th international conference on Supercomputing**Full text available:  pdf(1.12 MB)Additional Information: full citation, abstract, references, citations, index terms

A hardware prefetching mechanism named Speculative Prefetching is proposed. This scheme detects vector accesses issued by a load/store instruction and prefetches the corresponding data. The scheme requires no software add-on, and in some cases it is more powerful than software techniques for identifying regular accesses. The tradeoffs related to its hardware implementation are extensively discussed in order to finely tune the mechanism.

Experiments show that average memory ...

2 Memory system analysis and optimization: Compiler orchestrated prefetching via speculation and predicationRodric M. Rabbah, Hariharan Sandanagobalane, Mongkol Ekpanyapong, Weng-Fai Wong
 October 2004 **Proceedings of the 11th international conference on Architectural support for programming languages and operating systems**Full text available:  pdf(247.55 KB) Additional Information: full citation, abstract, references, index terms

This paper introduces a compiler orchestrated prefetching system as a unified framework geared toward ameliorating the gap between processing speeds and memory access latencies. We focus the scope of the optimization on specific subsets of the program dependence graph that succinctly characterize the memory access pattern of both regular array-based applications and irregular pointer-intensive programs. We illustrate how *program embedded precomputation via speculative execution* can accura ...

Keywords: precomputation, predicated execution, prefetching, speculation

3 Resource-aware speculative prefetching in wireless networksN. J. Tuah, M. Kumar, S. Venkatesh
 January 2003 **Wireless Networks**, Volume 9 Issue 1Full text available:  pdf(212.89 KB) Additional Information: full citation, abstract, references, index terms

Mobile users connected to wireless networks expect performance comparable to those on wired networks for interactive multimedia applications. Satisfying Quality of Service (QoS) requirements for such applications in wireless networks is a challenging problem due to

 **PORTAL**
US Patent & Trademark Office

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

Search: The ACM Digital Library The Guide

THE ACM DIGITAL LIBRARY

 [Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Terms used [speculative prefetching](#) and [program counter](#)

Found 14,011 of 150,885

Sort results by relevance Save results to a Binder
 Search Tips
 Display results expanded form Open results in a new window

[Try an Advanced Search](#)
[Try this search in The ACM Guide](#)

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale 

1 Multithreading I: Pointer cache assisted prefetching

Jamison Collins, Suleyman Sair, Brad Calder, Dean M. Tullsen

November 2002 **Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture**

Full text available:  [pdf\(1.21 MB\)](#)  Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)
[Publisher Site](#)

Data prefetching effectively reduces the negative effects of long load latencies on the performance of modern processors. Hardware prefetchers employ hardware structures to predict future memory addresses based on previous patterns. Thread-based prefetchers use portions of the actual program code to determine future load addresses for prefetching. This paper proposes the use of a pointer cache, which tracks pointer transitions, to aid prefetching. The pointer cache provides, for a given pointer's ...

2 Dynamically allocating processor resources between nearby and distant ILP

Rajeev Balasubramonian, Sandhya Dwarkadas, David H. Albonesi

May 2001 **ACM SIGARCH Computer Architecture News , Proceedings of the 28th annual international symposium on Computer architecture**, Volume 29 Issue 2

Full text available:  [pdf\(998.02 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Modern superscalar processors use wide instruction issue widths and out-of-order execution in order to increase instruction-level parallelism (ILP). Because instructions must be committed in order so as to guarantee precise exceptions, increasing ILP implies increasing the sizes of structures such as the register file, issue queue, and reorder buffer. Simultaneously, cycle time constraints limit the sizes of these structures, resulting in conflicting design requirements.

In ...

3 Software support for speculative loads

Anne Rogers, Kai Li

September 1992 **ACM SIGPLAN Notices , Proceedings of the fifth international conference on Architectural support for programming languages and operating systems**, Volume 27 Issue 9

Full text available:  [pdf\(1.33 MB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

[IEEE HOME](#) | [SEARCH IEEE](#) | [SHOP](#) | [WEB ACCOUNT](#) | [CONTACT IEEE](#)[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)**IEEE Xplore®**
RELEASE 1.8Welcome
United States Patent and Trademark Office

» Se.

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)**Quick Links** **Welcome to IEEE Xplore®**

- [Home](#)
- [What Can I Access?](#)
- [Log-out](#)

Tables of Contents

- [Journals & Magazines](#)
- [Conference Proceedings](#)
- [Standards](#)

Search

- [By Author](#)
- [Basic](#)
- [Advanced](#)
- [CrossRef](#)

Member Services

- [Join IEEE](#)
- [Establish IEEE Web Account](#)
- [Access the IEEE Member Digital Library](#)

IEEE Enterprise

- [Access the IEEE Enterprise File Cabinet](#)

Print Format[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved



» Se.

Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced
- CrossRef

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

IEEE Enterprise

- Access the IEEE Enterprise File Cabinet



Your search matched **6 of 1128145** documents.
 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enter a new one in the text box.

non blocking cache

 Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 Coherence communication prediction in shared-memory multiprocessors
Kaxiras, S.; Young, C.;
 High-Performance Computer Architecture, 2000. HPCA-6. Proceedings. Sixth International Symposium on , 8-12 Jan. 2000
 Pages:156 - 167

[Abstract] [PDF Full-Text (244 KB)] IEEE CNF

2 The memory of bandwidth bottleneck and its amelioration by a compiler
Chen Ding; Kennedy, K.;
 Parallel and Distributed Processing Symposium, 2000. IPDPS 2000. Proceedings. 14th International , 1-5 May 2000
 Pages:181 - 189

[Abstract] [PDF Full-Text (280 KB)] IEEE CNF

3 Performance characterization of the Pentium Pro processor
Bhandarkar, D.; Ding, J.;
 High-Performance Computer Architecture, 1997., Third International Symposium on , 1-5 Feb. 1997
 Pages:288 - 297

[Abstract] [PDF Full-Text (792 KB)] IEEE CNF

4 The effects of cache architecture on the performance of operating systems in multithreaded processors
Lioupis, D.; Milios, S.;
 Real-Time Systems, 1997. Proceedings., Ninth Euromicro Workshop on , 11-1 June 1997
 Pages:72 - 79

[Abstract] [PDF Full-Text (612 KB)] IEEE CNF

5 Architectural and multiprocessor design verification of the PowerPC data cache

Cai, G.Z.N.;

Computers and Communications, 1995. Conference Proceedings of the 1995 I Fourteenth Annual International Phoenix Conference on , 28-31 March 1995

Pages:383 - 388

[Abstract] [PDF Full-Text (500 KB)] IEEE CNF

6 A PA-RISC microprocessor PA/50L for low-cost systems

Okada, T.; Narita, S.; Nishii, O.; Hiratsuka, N.; Hayashi, N.; Asai, M.; Fujiwara, Sato, M.; Nishimoto, J.; Aoki, H.; Uchiyama, K.; Matsuo, S.; Takewa, H.; Yamada, K.; Kainaga, M.; Nakagawa, N.; Yamagami, M.; Takeda, H.; Funabashi, T.;

Compcon Spring '94, Digest of Papers. , 28 Feb.-4 March 1994

Pages:47 - 52

[Abstract] [PDF Full-Text (492 KB)] IEEE CNF

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved



» See

Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced
- CrossRef

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

IEEE Enterprise

- Access the IEEE Enterprise File Cabinet

 Print Format

Your search matched **8 of 1128145** documents.
 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enter a new one in the text box.

speculative prefetching

 Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard**1 Performance optimization problem in speculative prefetching**

Tuah, N.J.; Kumar, M.; Venkatesh, S.; Das, S.K.;
 Parallel and Distributed Systems, IEEE Transactions on , Volume: 13 , Issue: 5 , May 2002
 Pages:471 - 484

[\[Abstract\]](#) [\[PDF Full-Text \(437 KB\)\]](#) **IEEE JNL****2 Effect of speculative prefetching on network load in distributed syst**

Tuah, N.J.; Kumar, M.; Venkatesh, S.;
 Parallel and Distributed Processing Symposium., Proceedings 15th International , 23-27 April 2001
 Pages:6 pp.

[\[Abstract\]](#) [\[PDF Full-Text \(200 KB\)\]](#) **IEEE CNF****3 A performance model of speculative prefetching in distributed information systems**

Tuah, N.J.; Kumar, M.; Venkatesh, S.;
 Parallel and Distributed Processing, 1999. 13th International and 10th Symposium on Parallel and Distributed Processing, 1999. 1999 IPPS/SPDP. Proceedings , April 1999
 Pages:75 - 80

[\[Abstract\]](#) [\[PDF Full-Text \(388 KB\)\]](#) **IEEE CNF****4 Acquisition, modelling and rendering of very large urban environment**

Bostrom, G.; Fiocco, M.; Puig, D.; Rossini, A.; Goncalves, J.G.M.; Sequeira, V.
 3D Data Processing, Visualization and Transmission, 2004. 3DPVT 2004.
 Proceedings. 2nd International Symposium on , 6-9 Sept. 2004

Pages:191 - 198

[Abstract] [PDF Full-Text (736 KB)] IEEE CNF

5 The eDRAM based L3-Cache of the BlueGene/L Supercomputer Processor Node

Ohmacht, M.; Hoenicke, D.; Haring, R.; Gara, A.;

Computer Architecture and High Performance Computing, 2004. SBAC-PAD 2004. 16th Symposium on , 27-29 Oct. 2004

Pages:18 - 22

[Abstract] [PDF Full-Text (144 KB)] IEEE CNF

6 Cluster performance and the implications for distributed, heterogeneous grid performance

Lee, C.; DeMatteis, C.; Stepanek, J.; Wang, J.;

Heterogeneous Computing Workshop, 2000. (HCW 2000) Proceedings. 9th , 1 Oct. 2000

Pages:253 - 261

[Abstract] [PDF Full-Text (116 KB)] IEEE CNF

7 Planet-sized batched dynamic adaptive meshes (P-BDAM)

Cignoni, P.; Ganovelli, F.; Gobbetti, E.; Marton, F.; Ponchio, F.; Scopigno, R.;

Visualization, 2003. VIS 2003. IEEE , 19-24 Oct. 2003

Pages:147 - 154

[Abstract] [PDF Full-Text (705 KB)] IEEE CNF

8 Cost-effective compiler directed memory prefetching and bypassing

Ortega, D.; Ayguade, E.; Baer, J.-L.; Valero, M.;

Parallel Architectures and Compilation Techniques, 2002. Proceedings. 2002 International Conference on , 22-25 Sept. 2002

Pages:189 - 198

[Abstract] [PDF Full-Text (1356 KB)] IEEE CNF

[IEEE HOME](#) | [SEARCH IEEE](#) | [SHOP](#) | [WEB ACCOUNT](#) | [CONTACT IEEE](#)[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)**IEEE Xplore®**
RELEASE 1.8Welcome
United States Patent and Trademark Office[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)**Quick Links****Welcome to IEEE Xplore®**

- [Home](#)
- [What Can I Access?](#)
- [Log-out](#)

Tables of Contents

- [Journals & Magazines](#)
- [Conference Proceedings](#)
- [Standards](#)

Search

- [By Author](#)
- [Basic](#)
- [Advanced](#)
- [CrossRef](#)

Member Services

- [Join IEEE](#)
- [Establish IEEE Web Account](#)
- [Access the IEEE Member Digital Library](#)

IEEE Enterprise

- [Access the IEEE Enterprise File Cabinet](#)

 Print Format[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved



Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced
- CrossRef

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

IEEE Enterprise

- Access the IEEE Enterprise File Cabinet

 Print Format

Your search matched **22** of **1128145** documents.
 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enter a new one in the text box.

speculative and cache miss

 Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 Performance potentials of compiler-directed data speculation*Youfeng Wu; Li-Ling Chen; Ju, R.; Fang, J.;*

Performance Analysis of Systems and Software, 2003. ISPASS. 2003 IEEE International Symposium on , 6-8 March 2003

Pages:22 - 31

[\[Abstract\]](#) [\[PDF Full-Text \(930 KB\)\]](#) IEEE CNF**2 Using incorrect speculation to prefetch data in a concurrent multithreaded processor***Ying Chen; Sendag, R.; Lija, D.J.;*

Parallel and Distributed Processing Symposium, 2003. Proceedings. International , 22-26 April 2003

Pages:9 pp.

[\[Abstract\]](#) [\[PDF Full-Text \(276 KB\)\]](#) IEEE CNF**3 Multithreaded architectural support for speculative trace scheduling VLIW processors***Agarwal, M.; Nandy, S.K.; v Eijndhoven, J.; Balakrishnan, S.;*

Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium on , 9-14 Sept. 2002

Pages:43 - 48

[\[Abstract\]](#) [\[PDF Full-Text \(251 KB\)\]](#) IEEE CNF**4 Execution-based prediction using speculative slices***Zilles, C.; Sohi, G.;*

Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on , 30 June-4 July 2001